talent skill-synthesis - Lucres

Talent Search

Bachelor of Engineering

Timing closure Floorplanning Clock tree synthesis Place and Route Static timing analysis Physical verification Signal integrity analysis

Seniour design engineer - II

3+ years

GOWRI SHANKAR KOTA

Btech

VHDL Verilog FPGA RTL Design Synthesis Simulation Testbench Timing Analysis Logic Synthesis.circuit design soldering digital circuits