Lucres
Post Job
Sign in
Lucres
Home
About Us
Contact Us
Jobs
Talent
Talent Search
Clear all
×
Filter
Clear all
Locations
Skills
timing closure
Sandeep M G
·
@sandeepmg
Fresher
Timing closure
Floorplanning
Clock tree synthesis
Place and Route
Static timing analysis
Physical verification
Signal integrity analysis
GOWRI SHANKAR KOTA
·
@gowri
Fresher
VHDL
Verilog
FPGA
RTL Design
Synthesis
Simulation
Testbench
Timing Analysis
Logic Synthesis.
circuit design
soldering
digital circuits
«
1
(current)
»
Home
About Us
Contact Us
Jobs
Talent
