Lucres
serach_icon
Talent Search
Clear all
Filter
Clear all
Locations
add-icon


Skills
basics of system verilog
add-icon
filter
user-img
SHWETA JADHAV

Hardware Design Engineer

follow_icon 2+ years
follow_icon
RTL Design AXI4 AXILITE Digital Circuits AXIStream Verilog TCL ScriptingBasics of System verilog
dwnld_icon

Home

About Us

Contact Us

Blog

Pricing

FAQ

© 2025 Lucres. All Rights Reserved.

instagramyoutubelinkedin